Print
Home  ›  Schedule of Classes  ›  Ecatalog Course Detail

Ecampus Schedule of Classes - All Terms

College of Engineering

ECE 204 – Digital Logic Design (4)

Design, minimize, and simulate combinational and sequential circuits using a Hardware Description Language (HDL). Develop simulation and hardware implementations, utilizing Field Programable Gate Arrays (FPGA), for logic designs within the course. This course may be subject to Enforced Prerequisites that restrict registration into the course. Check the offerings below for more information.

For more information, contact OSU Ecampus at 800-667-1465 (option 1) or ecampus.ess@oregonstate.edu.

Continue to Registration.

TermCRNSecCrP/NInstructorTypeStatusCapAvailWL CapWL Avail
Sp26612464004Heer, D.Online Open757500
Registration Restrictions
Enforced Prereqs: (MTH 231 [C] or MTH 231H [C] ) or (MTH 251Z [C] or MTH 251HZ [C] or MTH 251 [C] or MTH 251H [C] )
Major Restrictions: +039 (Electrical and Computer Engineering)
Campus Restrictions: -C (Corv)
College Limitations: +16 (Engr)
Class Notes: Campus restrictions end Monday of Week 10This course requires online proctored testing, which mayinclude testing fees and the use of security measures,such as a scan of your testing environment and the requiredinstallation of a desktop application. Please carefullyreview online proctored test information at:https://ecampus.oregonstate.edu/services/proctoring   [ Textbooks]
Syllabus: Available in Canvas to students enrolled in this course. Or contact instructor to request syllabus. (Note: An ONID account is required to view OSU's online directory.)
Find textbooks for ECE 204 at the OSU Beaver Store (current term only). For questions related to course materials, contact the OSU Beaver Store.

Legend
= Signifies the course as a Baccalaureate Core Course.
= Signifies that fees may apply to the course.
+ = Include restriction.
- = Exclude restriction.
* = Prereq may be taken prior to or simultaneously with this course.