Print
Home  ›  Schedule of Classes  ›  Ecatalog Course Detail

Ecampus Schedule of Classes - All Terms

College of Engineering

ECE 472 – Computer Architecture (4)

Computer architecture using processors, memories, and I/O devices as building blocks. Issues involved in the design of instruction set architecture, processor, pipelining and memory organization. Design philosophies and trade-offs involved in Reduced Instruction Set Computer (RISC) architectures. CROSSLISTED as CS 472/ECE 472 and CS 572/ECE 572. This course may be subject to Enforced Prerequisites that restrict registration into the course. Check the offerings below for more information.

For more information, contact OSU Ecampus at 800-667-1465 (option 1) or ecampus.ess@oregonstate.edu.

Continue to Registration.

TermCRNSecCrP/NInstructorTypeStatusCapAvailWL CapWL Avail
0179064004Chen, L.0TBD303000
Registration Restrictions
Enforced Prereqs: ECE 375 [C]
College Limitations: +16 (Engr)
Syllabus: Available in Canvas to students enrolled in this course. Or contact instructor to request syllabus. (Note: An ONID account is required to view OSU's online directory.)
Find textbooks for ECE 472 at the OSU Beaver Store (current term only). For questions related to course materials, contact the OSU Beaver Store.

Legend
= Signifies the course as a Baccalaureate Core Course.
= Signifies that fees may apply to the course.
+ = Include restriction.
- = Exclude restriction.
* = Prereq may be taken prior to or simultaneously with this course.